




,

••







```
M1 = PMOS; GATE WIDTH = W<sub>1</sub>; GATE LENGTH = L<sub>1</sub>
M2 = PMOS; GATE WIDTH = W<sub>2</sub>; GATE LENGTH = L<sub>2</sub>
M3 = NMOS; GATE WIDTH = W<sub>3</sub>; GATE LENGTH = L<sub>3</sub>
M4 = NMOS; GATE WIDTH = W<sub>4</sub>; GATE LENGTH = L<sub>4</sub>
M5 = PMOS; GATE WIDTH = W<sub>5</sub>; GATE LENGTH = L<sub>5</sub>
M6 = NMOS; GATE WIDTH = W<sub>6</sub>; GATE LENGTH = L<sub>6</sub>
M7 = PMOS; GATE WIDTH = W<sub>7</sub>; GATE LENGTH = L<sub>7</sub>
M8 = PMOS; GATE WIDTH = W<sub>8</sub>; GATE LENGTH = L<sub>8</sub>

I<sub>BIAS</sub> = I AMPS
R<sub>C</sub> = R OHMS
C<sub>C</sub> = C CARADS

1 = V<sub>DD</sub>; M8<sub>SOURCE</sub>; M5<sub>SOURCE</sub>; M7<sub>SOURCE</sub>
2 = M1<sub>GATE</sub>
3 = M2<sub>GATE</sub>
4 = C<sub>C</sub>2; M6<sub>DRAIN</sub>; M7<sub>DRAIN</sub>
5 = M5<sub>GATE</sub>; M7<sub>GATE</sub>; M8<sub>GATE</sub>; I<sub>BUS</sub> 1
6 = M1<sub>SOURCE</sub>; M2<sub>SOURCE</sub>; M5<sub>DRAIN</sub>
7 = M1<sub>DRAIN</sub>; M3<sub>DRAIN</sub>; M3<sub>GATE</sub>; M4<sub>GATE</sub>
8 = M2<sub>DRAIN</sub>; R<sub>C</sub>1; M4<sub>DRAW</sub>; M6<sub>GATE</sub>
9 = R<sub>C</sub> 2; C<sub>C</sub> 2
10 = V<sub>SS</sub>; I<sub>BUS</sub> 2; M3<sub>SOURCE</sub>; M4<sub>SOURCE</sub>; M6<sub>SOURCE</sub>
```

300




FIG. 3B

• SILICON SURFACE AREA CONSUMPTION $= A CM^2$ • POWER CONSUMPTION = B mW• OPEN LOOP GAIN = C dB• UNITY GAIN BANDWIDTH $= D MH_Z$ • SLEW RATE $= E V/_{nsec}$

•

<u>400</u>






FIG. 4B



<u>500</u>



<u>550</u>

(CP.IP)² 625c PLL.DELTA_T_STD_DEV_SQUARED = PFP.VARIANCE_TERROR + CP.IP_VARIANCE (PF_TRESET) 2 + CP.VARIANCE_QSTAT DIV.M = PLL.INPUT_REF_SIGNAL_FREQ PLL.OUPUT_FREQ (CP.IP) × 625b PLL. AREA = PFD.AREA + CP.AREA + LF.AREA + VCO.AREA + DIV.AREA


PLL.POWER = PFD.PWR + CP.PWR + VCO.PWR + DIV.PWR

622 **625a** PLL.OUTPUT_FREQ = VCO.OUPUT_FREQ ← 627 PLL.SPE PLL.SPE_USER_SPEC ← 626 ERROR OUTPUT,

PLL SYSTEM LEVEL EQUATIONS 600A

FIG. 6A

FIG. 6A (CONT.)



605B

PFD <u>601B</u>

PFD.PWR
PFD.AREA
PFD.DELTA_TERROR
PFD.VARIANCE_TERROR
PFD.TRESET
PFD.GAIN

LF <u>603B</u>

LF.AREA LF.C1 LF.C2 LF.R DIV

DIV.PWR DIV.AREA DIV.M

<u>604B</u>

CP

CP.PWR
CP.AREA
CP.IP
CP.DELTA_IP
CP.IP_VARIANCE
CP.DELTA_QSTAT
CP.VARIANCE_QSTAT

VCO

VCO.PWR VCO.AREA VCO.OUPUT_FREQ

VCO.GAIN VCO.KAPPA VCO.VDD_DC VCO.TAU3


USER DEFINED SPECS

602B

<u>606B</u>

PLL.SPE_USER_SPEC
PLL.OUTPUT_FREQ_MAX_USER_SPEC
PLL.OUTPUT_FREQ_MIN_USER_SPEC
PLL.CROSS_OVER_FREQ_USER_SPEC
PLL.PHASE_MARGIN_USER_SPEC
PLL.PEAK_JITTER_USER_SPEC
PLL.VDD_DC_USER_SPEC
(PLL.INPUT_REF_SIGNAL_FREQ, DIV.M)

PLL SYSTEM LEVEL VARIABLES



.

FIG. 6C

PFD

CP

LF

VCO

DIV

1 = PFD.VDD; CP.VDD; VCO.VDD; DIV.VDD

2 = PFD.GND; CP.GND; LF.GND; VCO.GND; DIV.GND

 $3 = PFD.IN_1$

4 = PFD.OUT_UP; CP.IN_UP

5 = PFD.OUT_DOWN; CP.IN_DOWN

6 = CP.OUT; LF.IN

7 = LF.OUT; VCO.IN

8 = VCO.OUT; DIV.IN

9 = DIV.OUT; PFD.IN_2




FIG. 6E

PHASE DETECTOR PFD.PWR = CONST_1 EXPRESSIONS . PFD.AREA = CONST_2 701a PFD.DELTA_TERROR = CONST_3 PFD.VARIANCE_TERROR = CONST_4 PFD.TRESET = CONST_5 PFD.GAIN = CONST_6 **LOOP FILTER** LF.AREA = B [LF.C1 + LF.C2] + YR**EXPRESSIONS** LF.C1 703a LF.C2 LF.R **FEEDBACK** DIVIDER **EXPRESSIONS** DIV.PWR = CONST_7 705a DIV.AREA = CONST_8 DIV.M = CONST_9

FIG. 7A




FIG. 7B




FIG. 7B (Cont.)




FIG. 7B (Cont.)

$$\begin{array}{c} \text{CP.PWR} = \text{I4M9.ID} \ \text{VMS.ID} \ \text{VbD} \\ \text{CP.IP} = \text{MS.ID} \ \text{Vex.ID} \ \text{$$

826 W5L5 + W5aL5a + W5cL5c + W6L6 + W6aL6a + W6bLb6 + W6cL6c + W7L7 + W7aL7a + W7bL7b + W8L8 + W8aL8a + W8bL8b + W8cL8c + W1L1 + W2L2 + W3L3 + W4L4 + W9L9 + W10L10 + OPAMP.AREA + Iref.AREA CP.AREA = B

2M1.Cgs + 2M1.Cgd /

CURRENT

M5.ID = M1.ID M5.ID = M6.ID M5.ID = M7.ID M7.ID = M8.ID

VOLTAGE

 \sim M8.VT > VCO.M1.V60V + VCO.M1.VT +r8c.V60V + m8c.VT + VDD + K

 $M6.VT > M6b.V_{60V} - V60V_MIN + 1$

M6b.VGS > M10.V60V + M9.V60V + K + M10.VT

827

M9.ID = M7a.ID

M9.ID = M8a.ID

M9.1D = M10.1D

M6b.VGS > M10.V60V + M5.V60V + K + M10.VT

M8c.VGS > M8a.V60V + M8a.VT + r 7a.V60V + K

M8c.VGS > M8a.V60V + M8a.VT + r 7.V60V + K

829

M9.V60V = M5.V60V

M9.L = M5.L

M9.ID = M8c.ID M9.ID = M6b.ID M9.VGS > M6B.V60V + K

M8A.VGS > M8C.V60V + K

V_{DD} + M8b.VT > M6b.V60V + M6b.VT + M8 .. V60V + M8c.VT + K

828

M8a.V60V = M8.V60V

M8a.L = M8.L

M7a.V60V = M7.V60V

M7a.L = M7.L

M10.V60V = M6.V60V

M10.L = M6.L

V_{DD} + M6c.VT > M6b.V60V + M6b.VT + M8 .. V60V + M8c.VT + K

FIG. 8B

802b




FIG. 8C

FIG. 9A

CURRENI

WOLTAGE

929 — M22.V60V < V DD

M21.ID = M22.ID

WA22.V60V < V DD

(Mn.ID)
$$0.25$$
 (Mn.ID) 0.25

(Mn.W) 0.25

M22.V60V = Mx.V60V

930 — M21.V60V < M21.V60V < Mn.ID) 0.25 (Nn.ID) 0.25

(Mn.W) 0.25 - k

Mn.L = Mp.L Mp.W =(ratio) Mn.W

928

FIG. 9B




FIG. 9C




FIG. 10




FIG. 11

SYSTEM LEVEL: PLL.PWR = PFD.PWR + CP .PWR + VCO.PWR + DIV.PWR

AFTER SUBSTITUTION OF LOWER LEVEL

INFORMATION FOR

CP.PWR & VCO.POWER:

 $PLL.PWR = PFD.PWR + [4M9.ID + M5.ID] V_{DD} + M21.ID + N(Mx.ID) V_{DD} + OPAMP.PWR$

PFD

CP

VCO

DIV

R

C1

C2

1 = PFD.VDD; CP.VDD; VCO.VDD; DIV.VDD

2 = PFD.GND; CP.GND; C1.2; C2.2; VCO.GND; DIV.GND

 $3 = PFD.IN_1$

4 = PFD.OUT_UP; CP.IN_UP

5 = PFD.OUT_DOWN; CP.IN_DOWN

6 = CP.OUT; C2.1; R.1; VCO.IN

7 = R.2; C1.1

8 = VCO.OUT; DIV.IN

9 = DIV.OUT; PFD.IN_2

FIG. 13




FIG. 14




FIG. 15